L. ADLE COPY

CURRENTLY PENDING CLAIMS

What follows is a listing of claims currently pending in this application. Please amend claims 31, 33, 36, and 39 as shown below.

1.-30. (Cancelled)

31. (Currently amended) A process for fabricating two memory levels in a memory array comprising:

forming a first conductive layer;

depositing a first semiconductor layer over the first conductive layer, the first semiconductive layer being doped with a first conductivity type dopant;

forming a first antifuse layer over the first semiconductor layer;

depositing a second semiconductor layer doped with a second conductivity type dopant over the first antifuse layer;

in a first etch step, etching the first conductive layer, and the first semiconductor layer, the first antifuse layer, and the second semiconductor layer into a plurality of first parallel, spaced-apart rail-stacks;

filling the space between the first rail-stacks with a first insulator;

planarizing the first upper surface of the first rail-stacks and the first insulator;

forming a first antifuse layer over the planarized first upper surface;

depositing a second-semiconductor layer doped with a second conductivity type dopant over the first antifuse layer;

forming a second conductive layer over the second semiconductor layer;

depositing a third semiconductor layer doped with a second conductivity type

dopant over the second conductive layer;

in a second etch step, etching the second semiconductor layer, second conductive layer, and the third semiconductor layer into a plurality of second parallel, spaced-apart rail-stacks;

filling the space between the second rail-stacks with a second insulator;

planarizing the second upper surface of the second insulator and the second rail-stacks;

forming a second antifuse layer on the planarized second upper surface; depositing a fourth semiconductor layer doped with a first conductivity type dopant over the second antifuse layer;

forming a third conductive layer;

in a third etch step, etching the third semiconductor layer and third conductive layer to form third parallel, spaced-apart rail-stacks;

filling the space between the third rail-stacks with a third insulator.

- 32. (Original) The process defined by claim 31, wherein the first, second, third, and fourth semiconductor layers comprise polysilicon layers.
- 33. (Currently amended) The process defined by claim 31, wherein the first conductivity type is N P type, and the second conductivity type is N P type.

- 34. (Original) The process defined by claim 33, wherein the N type polysilicon layers are doped to a concentration level of N-, and the P type polysilicon layers are doped to a concentration level of P+.
- 35. (Original) The process defined by claim 31, wherein the first and second antifuse layers comprise silicon dioxide.
- 36. (Currently amended) The process defined by claim 31, wherein the first, thickness of layers etched in the second, and third rail stacks have etch steps is approximately the same height.
- 37. (Original) The process defined by claim 31, wherein the first, second, and third conductive layers comprise a silicide.
- 38. (Original) The process defined by claim 37, wherein silicon is deposited on a metal layer to form the silicide.
- 39. (Currently amended) A process for fabricating two memory levels in a memory array comprising:

forming a first conductive layer;

depositing a first semiconductor layer over the first conductive layer, the first semiconductive or layer being doped with a first conductivity type dopant;

forming a first antifuse layer over the first semiconductor layer;

depositing a second semiconductor layer doped with a second conductivity type dopant over the first antifuse layer;

etching the first conductive layer, and the first semiconductor layer, the first antifuse layer and the second semiconductor layer into a plurality of first parallel, spaced-apart rail-stacks;

filling the space between the first rail-stacks with a first insulator;

planearizing the first upper surface of the first rail-stacks and the first insulator;

forming a first antifuse layer over the planarized first upper surface;

depositing a second semiconductor layer doped with a second conductivity type

dopant over the first antifuse layer;

forming a second conductive layer over the second semiconductor layer;

depositing a third semiconductor layer doped with a second conductivity type

dopant over the second conductive layer;

depositing a fourth semiconductor layer doped with a first conductivity type dopant over the third semiconductor layer;

etching the second semiconductor layer, second conductive layer, third semiconductor layer and fourth semiconductor layer into a plurality of second parallel, spaced-apart rail-stacks and an etched fourth semiconductor layer;

filling the space between the second rail-stacks and the etched fourth semiconductor layer with a second insulator;

planearizing the second upper surface of the second insulator and the etched fourth semiconductor layer;

forming a second antifuse layer on the planarized second upper surface;

forming a third conductive layer;

etching the third conductive layer and etched fourth semiconductor layer to form third parallel, spaced-apart rail-stacks;

filling the space between the third rail-stacks with a third insulator.

40. (Original) The process defined by claim 39, wherein the first, second, third, and fourth semiconductor layers comprise polysilicon layers.

AMENDMENTS TO THE CLAIMS

Claim 31 was amended to recite a process for fabricating two memory levels in a memory array comprising: forming a first conductive layer; depositing a first semiconductor layer over the first conductive layer, the first semiconductive layer being doped with a first conductivity type dopant; forming a first antifuse layer over the first semiconductor layer; depositing a second semiconductor layer doped with a second conductivity type dopant over the first antifuse layer; in a first etch step, etching the first conductive layer, the first semiconductor layer, the first antifuse layer, and the second semiconductor layer into a plurality of first parallel, spaced-apart railstacks; filling the space between the first rail-stacks with a first insulator; planarizing the first upper surface of the first rail-stacks and the first insulator; forming a second conductive layer over the second semiconductor layer; depositing a third semiconductor layer doped with a second conductivity type dopant over the second conductive layer; in a second etch step, etching the second conductive layer and the third semiconductor layer into a plurality of second parallel, spaced-apart rail-stacks; filling the space between the second rail-stacks with a second insulator; planarizing the second upper surface of the second insulator and the second rail-stacks; forming a second antifuse layer on the planarized second upper surface; depositing a fourth semiconductor layer doped with a first conductivity type dopant over the second antifuse layer; forming a third conductive layer; in a third etch step, etching the third semiconductor layer and third conductive layer to form third parallel, spaced-apart rail-stacks; filling the space between the third rail-stacks with a third insulator. Support for this claim is found in paragraphs [0031] to [0038].

Claim 33 was amended to recite the process defined by claim 31, wherein the first conductivity type is P type, and the second conductivity type is N type. Support for this claim is found in paragraphs [0031] to [0038].

Claim 36 was amended to recite the process defined by claim 31, wherein the thickness of layers etched in the second and third etch steps is approximately the same. Support for this claim is found in paragraph [0040].

Claim 39 was amended to recite a process for fabricating two memory levels in a memory array comprising: forming a first conductive layer; depositing a first semiconductor layer over the first conductive layer, the first semiconductor layer being doped with a first conductivity type dopant; forming a first antifuse layer over the first semiconductor layer; depositing a second semiconductor layer doped with a second conductivity type dopant over the first antifuse layer; etching the first conductive layer, the first semiconductor layer, the first antifuse layer, and the ' second semiconductor layer into a plurality of first parallel, spaced-apart rail-stacks; filling the space between the first rail-stacks with a first insulator; planarizing the first upper surface of the first rail-stacks and the first insulator; forming a second conductive layer over the second semiconductor layer; depositing a third semiconductor layer doped with a second conductivity type dopant over the second conductive layer; depositing a fourth semiconductor layer doped with a first conductivity type dopant over the third semiconductor layer; etching the second semiconductor layer, second conductive layer, third semiconductor layer and fourth semiconductor layer into a plurality of second parallel, spaced-apart rail-stacks and an etched fourth semiconductor layer; filling the space between the second rail-stacks and the etched fourth semiconductor layer with a second insulator; planarizing the second upper surface of the second insulator and the etched fourth semiconductor layer; forming a second antifuse layer on the planarized second upper surface; forming a third conductive layer; etching the third conductive layer and etched fourth semiconductor layer to form third parallel, spaced-apart rail-stacks; filling

the space between the third rail-stacks with a third insulator. Support for this claim is found in paragraphs [0031] to [0038].

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.